توجه: محتویات این صفحه به صورت خودکار پردازش شده و مقاله‌های نویسندگانی با تشابه اسمی، همگی در بخش یکسان نمایش داده می‌شوند.
۱A 0.9V,2mW, 3 to 5 GHz CMOS LNA with Current Reuse Topology
نویسنده(ها): ، ،
اطلاعات انتشار: چهاردهمین کنفرانس دانشجویی مهندسی برق ایران، سال
تعداد صفحات: ۴
This paper present a new low voltage ultra low power 3 to 5 GHz UWB LNA utilizing a current reuse technique with a simple high pass filter input matching network is proposed . The noise, gain and power performance is improved using inter stage network.The broad band matching , the flat gain and the minimal Noise Figure (NF) are three important factors for the broadband circuits. The implemented 0.18–μm CMOS LNA achieve –8.6 dB input return loss . It performs a 14.1dB maximum gain and a 2.75dB NFmin. Total Power consumption is only 2mW from a 0.9v supply voltage.The power consumption figure of merit(FoM1) and the tuning–range figure of merit(FoM2) are optimal at 7.05dB\mw and 1498 (v.w)–1 , respectively.Compared with previously published UWB LNA, the proposed LNA has smallest supply voltage of 0.9v and ultra low power.<\div>

۲A 0.6V, 1.3mW CMOS LNA for WLAN Application
نویسنده(ها): ، ،
اطلاعات انتشار: چهاردهمین کنفرانس دانشجویی مهندسی برق ایران، سال
تعداد صفحات: ۴
A fully integrated low noise amplifier suitable for ultra–low voltage and ultra–low–power WLAN applications is designed and simulated in a standard 0.18μm CMOS technology. By employing the folded cascode, the proposed LNA can operate at a reduced supply voltage and power consumption. The proposed LNA delivers a power gain (S21) of 12 dB with a noise figure of 3.8 dB, while consuming only 1.3mW dc power with an ultra low supply voltage of 0.6 V.<\div>

۳An Ultra High Gain Low Power Folded cascode CMOS LNA at 1.5 GHz With the Gate Resistance Used for Input Matching
نویسنده(ها): ، ،
اطلاعات انتشار: چهاردهمین کنفرانس دانشجویی مهندسی برق ایران، سال
تعداد صفحات: ۴
Design and simulated results of a fully integrated 1.5–GHz CMOS low–noise amplifier (LNA) is presented. To design this LNA, the parasitic input resistance of a metal–oxide–semiconductor field–effect transistor (MOSFET) is converted to 50Ω by a simple L–C network, hence eliminating the need for source degeneration. The Major Problem in the LNAs with folded cascode architecture is low reverse isolation. In this paper this parameter is improved by adding a transistor.The power gain and the minimal Noise Figure (NF) are two important factors for the circuits. Besides those factors, good linearity, input impedance matching, low supply voltage and the lower power consumption are also desired. The LNA achieves a small signal gain of 22.5 dB. The LNA acquires an NF of 2.6 dB with an input return loss of –17.2 dB and an output return loss of –16 dB. The LNA consumes 5.7 mW from a 0.8V supply, the presented LNA achieves the best overall performance when compared with the most recently published LNAs.<\div>
نمایش نتایج ۱ تا ۳ از میان ۳ نتیجه